Hardware Accelerator

DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs

Authors: Jacob T. Grycel, Robert J. Walls | Published: 2019-11-11

Hardware Accelerator

Resource optimization

Encryption Technology

2019.11.11 2025.05.28

Literature Database