AIセキュリティポータル K Program
TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
Share
Abstract
Due to cost benefits, supply chains of integrated circuits (ICs) are largely outsourced nowadays. However, passing ICs through various third-party providers gives rise to many security threats, like piracy of IC intellectual property or insertion of hardware Trojans, i.e., malicious circuit modifications. In this work, we proactively and systematically protect the physical layouts of ICs against post-design insertion of Trojans. Toward that end, we propose TroLLoc, a novel scheme for IC security closure that employs, for the first time, logic locking and layout hardening in unison. TroLLoc is fully integrated into a commercial-grade design flow, and TroLLoc is shown to be effective, efficient, and robust. Our work provides in-depth layout and security analysis considering the challenging benchmarks of the ISPD'22/23 contests for security closure. We show that TroLLoc successfully renders layouts resilient, with reasonable overheads, against (i) general prospects for Trojan insertion as in the ISPD'22 contest, (ii) actual Trojan insertion as in the ISPD'23 contest, and (iii) potential second-order attacks where adversaries would first (i.e., before Trojan insertion) try to bypass the locking defense, e.g., using advanced machine learning attacks. Finally, we release all our artifacts for independent verification [2].
Security closure of IC layouts against hardware Trojans
F. Wang, et al.
Published: 2023
A primer on hardware security: Models, methods, and metrics
M. Rostami, et al.
Published: 2014
An overview of hardware security and trust: Threats, countermeasures and design tools
W. Hu, et al.
Published: 2020
Hardware security for and beyond CMOS technology
J. Knechtel
Published: 2021
Towards secure composition of integrated circuits and electronic systems: On the role of EDA
J. Knechtel, et al.
Published: 2020
Keynote address: Design of secure systems – where are the eda tools?
G. Sigl
Published: 2011
Security is an architectural design constraint
P. Ravi, et al.
Published: 2019
Benchmarking security closure of physical layouts: Ispd 2022 contest
J. Knechtel, et al.
Published: 2022
Security closure of physical layouts
Published: 2021
Hardware trojans: Lessons learned after one decade of research
K. Xiao, et al.
Published: 2016
Hardware trojans in chips: A survey for detection and prevention
C. Dong, et al.
Published: 2020
A2: Analog malicious hardware
K. Yang, et al.
Published: 2016
Trustworthy Hardware Design: Combinational Logic Locking Techniques
M. Yasin, et al.
Published: 2020
MuxLink: Circumventing Learning-Resilient MUX-Locking Using Graph Neural Network-based Link Prediction
Lilas Alrahis, Satwik Patnaik, Muhammad Shafique, Ozgur Sinanoglu
Published: 12.14.2021
OMLA: An oracle-less machine learning-based attack on logic locking
L. Alrahis, S. Patnaik, M. Shafique, O. Sinanoglu
Published: 2021
Resynthesis-based attacks against logic locking
F. Almeida, et al.
Published: 2023
Scope: Synthesis-based constant propagation attack on logic locking
A. Alaql, et al.
Published: 2021
Hardware Trojan insertion in finalized layouts: From methodology to a silicon demonstration
T. Perez, S. Pagliarini
Published: 2022
The hunt for the kill switch
Adee, S.
Published: 2008
Breakthrough silicon scanning discovers backdoor in military chip
S. Skorobogatov, C. Woods
Published: 2012
Red team vs. blue team hardware Trojan analysis: Detection of a hardware Trojan on an actual ASIC
M. Muehlberghuber, et al.
Published: 2013
Side-channel hardware Trojan for provably-secure SCA-protected implementations
S. Ghandali, et al.
Published: 2020
Red team vs. blue team: A real-world hardware Trojan detection case study across four modern CMOS technology generations
E. Puschner, et al.
Published: 2023
Icas: an extensible framework for estimating the susceptibility of ic layouts to additive trojans
T. Trippel, et al.
Published: 2020
Vulnerability analysis of a circuit layout to hardware trojan insertion
H. Salmani, et al.
Published: 2016
A pragmatic methodology for blind hardware Trojan insertion in finalized layouts
A. Hepp, et al.
Published: 2022
Rethinking ic layout vulnerability: Simulation-based hardware trojan threat assessment with high fidelity
X. Wei, et al.
Published: 2024
A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans
S. Dupuis, et al.
An evolutionary approach to hardware encryption and trojan-horse mitigation
A. Marcelli, et al.
Published: 2017
Hardware enlightening: No where to hide your hardware trojans!
M. S. Samimi, et al.
Published: 2016
Control-lock: Securing processor cores against software-controlled hardware trojans
D. Si sejkovi c et al.
Published: 2019
A novel built-in self-authentication technique to prevent inserting hardware trojans
K. Xiao, et al.
Published: 2014
Hardware trojan prevention using layout-level design approach
P.-S. Ba, et al.
Published: 2015
Hardware trust through layout filling: A hardware trojan prevention technique
Published: 2016
Layout vulnerability reduction against trojan insertion using security-aware white space distribution
H. Hossein-Talaee, A. Jahanian
Published: 2017
Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation
F. Imeson, et al.
Published: 2013
Obfuscated built-in self-authentication with secure and efficient wire-lifting
Q. Shi, et al.
Published: 2018
T-TER: Defeating A2 Trojans with targeted tamper-evident routing
T. Trippel, et al.
Published: 2023
ASSURER: A PPA-friendly security closure framework for physical design
G. Guo, et al.
Published: 2023
Security-aware physical design against Trojan insertion, frontside probing, and fault injection attacks
J.-W. Hsu, et al.
Published: 2023
SALSy: Security-aware layout synthesis
M. Eslami, et al.
Published: 2023
Gdsii-guard: Eco anti-trojan optimization with exploratory timing-security trade-offs
X. Wei, et al.
Published: 2023
SCARF: Securing chips with a robust framework against fabrication-time hardware trojans
M. Eslami, et al.
Published: 2024
Detection of layout-level trojans by monitoring substrate with preexisting built-in sensors
L. A. Guimaraes, et al.
Published: 2017
R2d2: Runtime reassurance and detection of a2 trojan
Y. Hou, et al.
Published: 2018
Runtime identification of hardware trojans by feature analysis on gate-level unstructured data and anomaly detection
A. Vijayan, et al.
Published: 2020
A system-on-chip bus architecture for thwarting integrated circuit trojan horses
L. W. Kim, J. D. Villasenor
Published: 2011
Security assurance for system-on-chip designs with untrusted IPs
A. Basak, et al.
Published: 2017
TPAD: Hardware trojan prevention and detection for trusted integrated circuits
T. F. Wu, et al.
Published: 2016
Verifiable ASICs
R. S. Wahby, et al.
Published: 2016
Trojan detection using IC fingerprinting
D. Agrawal, et al.
Published: 2007
QIF-Verilog: Quantitative information-flow based hardware description languages for pre-silicon security assessment
X. Guo, et al.
Published: 2019
Detecting hardware trojans in unspecified functionality through solving satisfiability problems
N. Fern, et al.
Published: 2017
Hardware trojan detection in third-party digital intellectual property cores by multilevel feature analysis
X. Chen, et al.
Published: 2018
TrojanSAINT: Gate-level netlist sampling-based inductive learning for hardware Trojan detection
H. Lashen, et al.
Published: 2023
Hardware trojan detection by multiple-parameter side-channel analysis
S. Narasimhan, et al.
Published: 2013
Novel design strategy toward a2 trojan detection based on built-in acceleration structure
D. Deng, et al.
Published: 2020
Reversing stealthy dopant-level circuits
T. Sugawara, et al.
Published: 2015
Trojan scanner: Detecting hardware trojans with rapid SEM imaging combined with image processing and machine learning
N. Vashistha, et al.
Published: 2018
ATTRITION: Attacking static hardware Trojan detection techniques using reinforcement learning
V. Gohil, et al.
Published: 2022
Trojan-feature extraction at gate-level netlists and its application to hardware-trojan detection using random forest classifier
K. Hasegawa, M. Yanagisawa, N. Togawa
Published: 2017
Hardware Trojans: Current challenges and approaches
N. Jacob, et al.
Published: 2014
Pin accessibility and routing congestion aware DRC hotspot prediction using graph neural network and u-net
K. Baek, et al.
Published: 2022
Ending piracy of integrated circuits
J. A. Roy, F. Koushanfar, I. L. Markov
Published: 2010
Lut-lock: A novel lut-based logic obfuscation for fpga-bitstream and asic-hardware protection
H. Mardani Kamali, et al.
Published: 2018
Fault analysis-based logic encryption
J. Rajendran, et al.
Published: 2015
Activation of logic encrypted chips: Pre-test or post-test?
M. Yasin, et al.
Published: 2016
Evaluating the security of logic encryption algorithms
P. Subramanyan, S. Ray, S. Malik
Published: 2015
SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation
Prabuddha Chakraborty, Jonathan Cruz, Swarup Bhunia
Published: 9.28.2018
Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks
Dominik Sisejkovic, Farhad Merchant, Lennart M. Reimann, Rainer Leupers
Published: 7.19.2021
Share